Join us at the TIBCO High Performance Messaging Forum on April 28th in New York featuring Denny Page, Spencer Greene, Bill McLane, Jeffrey Margolis, and Ronak Singhal.

A-Team New York Banner 150x150 Q211

This forum will occur as part of the broader A-Team Group event: "The Business and Technology of Low-Latency Trading”. As part of your registration for the TIBCO event, you will also have access to the exhibition area of the A-Team Group's event.

For more details about the A-Team event or to register for A-Team's full conference program (special pricing for TIBCO User Group members), please visit the A-Team website.

Date: Thursday, April 28, 2011

Time: 1.30pm ‒ 5pm EDT

Venue: Crowne Plaza, Times Square - Manhattan, 1605 Broadway, New York, NY 10019

Presenters:
Denny Page, Chief Engineer, TIBCO
Spencer Greene, CTO Financial Services, TIBCO
Bill McLane, Sr. Product Architect, TIBCO
Jeffrey Margolis, Sr. Solution Architect, Mellanox Technologies
Ronak Singhal, Processor Architect, Intel Corporation

Sessions and panels include:

  • Making even nanoseconds matter - Denny Page, TIBCO's Chief Engineer and Head of Messaging Business Unit presents a technology keynote on how messaging is pushing the boundaries of performance and enabling unprecedented business outcomes in today's trading markets.
  • TIBCO FTL®: Messaging for the Extreme-Low-Latency Age - Listen to product experts from TIBCO share the latest performance benchmarks and provide an overview of how TIBCO FTL has set multiple world records in latency without compromising on messaging features that matter in the nanosecond era.
  • The Road Ahead for High Performance Messaging - TIBCO's Sr. Product Architect Bill McLane presents an update on TIBCO's product portfolio and shares his perspective on the future of high performance technologies.
  • Best Practices in Architecting Extreme-Low-Latency Trading Infrastructure - Panel discussion with experts from TIBCO Engineering and technologists from leading Financial Services and Capital Market firms discuss architecture strategies for the nanosecond age in low latency.

 



Register